Introduction
In the development of VLSI technologies, ESD (ElectroStatic Discharge) is one of important issues in the reliability. MOS-based protection circuits are commonly used in current technologies and the high current behavior of MOS transistors determines the ESD robustness of VLSI circuits. Circuit simulations are important to examine the design of ESD protections and an accurate protection device model is indispensable [1] [2] [3] . Suzuki et al. pointed out that generated holes, as well as injected electrons, modulate the base resistance during the snapback [3] . In this paper, we propose an equivalent circuit model for MOS protection devices, which includes the generated-hole-dependent base resistance. Circuit simulations using our equivalent circuit model well reproduced measured snapback characteristics and results show the effectiveness of our model.
Equivalent circuit model
Our equivalent circuit model for the MOS protection device is shown in Fig. 1 . The parasitic elements, a bipolar transistor , two current source (I LeakC and I C ), and the modulated base resistance, are combined with the MOS transistor model (we use BSIM3). The parasitic bipolar transistor plays a dominant role in snapback characteristics. I LeakC is a leak current due to electron-hole pairs occurred thermally in the junction depletion layer. The hole current I C ( ; impact ionization rate) is due to the impact ionization. In addition, the modurated base resistance is expressed as R BS and R B0 , which are connected in parallel.
We assumed a MOS structure without the gate ( Fig. 2 ) so that we could focus on the parasitic elements. We use the HSPICE for circuit simulations and use the Medici for device simulations. We extracted I LeakC from the Medici data and modeled them by setting up a table. Parameters of a bipolar transistor, a coefficient , the base resistance R BS (modulated by injected electrons) and the constant R B0 , and source and drain resistances R S and R D , are also extracted from the Medici data . Fig. 3 shows the Gummel plots of the parasitic bipolar transistor. HSPICE results well reproduce Medici results. But we must modified the resistance R BS . When the hole current flows from the substrate dominantly (I B > I C ), the base resistance varies. When the hole current flows from the drain dominantly (I B < I C ), R BS is modulated by generated holes and the base resistance is the constant (Fig. 4) . If we ignore this modulation by generated holes, the snapback characteristic does not reproduce the Medici result (Fig. 5) .
Our equivalent circuit model (Fig. 1) represents the gate bias dependence of snapback characteristics. We modified the equivalent circuit parameters (Rs, Rd, R Well ,and ) to reproduce measured snapback characteristic (Fig.7  (a) and (b) ). Measured results were obtained using TLP (Transmission Line Pulsing) measurement [4] for an nMOS or a pMOS test structure.
The HSPICE result with modified parameters well reproduced the measurement result.
ESD circuit simulation
We applied our model and extracted parameters to ESD circuit simulations. Fig. 8 shows the test protection circuit with multi-finger MOS devices. We compared circuit simulation results with TLP measured results ( Fig. 9 (a) and (b) ). When V DD is floating, ESD stress flows from the pad to nMOS devices. On the other hand, when V SS is floating, ESD stress flows from the pad to pMOS devices. Simulated results well agreed with measured results. These results suggest that if we properly extract parameters from a MOS device, we can carry out accurate simulation for the circuits. Fig. 10 shows another simulation example for a typical I/O circuit. We applied our model to ESD protection and driver transistors, and carry out HSPICE simulation under HBM (Human Body Model) condition. The snapback characteristic for the circuit is shown. Our simulation technologies are applicable for arbitrary I/O circuits that include MOS protection devices to examine the protection design.
Conclusions
We proposed an equivalent circuit model for MOS protection devices, which included a parasitic bipolar transistor with generated-hole-dependent base resistance, and applied it for ESD circuit simulations. Simulation results for the protection circuit with multi-finger MOS devices well reproduced measured snapback characteristics. These show the effectiveness of our ESD circuit simulation technology. 
